Intel T8300 Specifications - Page 26

AZ13., A Write to an APIC Register Sometimes May Appear to Have Not, Occurred, AZ14., Last Branch

Get Intel T8300 - Core 2 Duo 2.4GHz 800MHz 3MB Socket P Mobile CPU PDF manuals and user guides
UPC - 675900953710
View all Intel T8300 manuals
Add to My Manuals
Save this manual to your list of manuals

Page 26 highlights

Errata AZ13. A Write to an APIC Register Sometimes May Appear to Have Not Occurred Problem: With respect to the retirement of instructions, stores to the uncacheable memory-based APIC register space are handled in a non-synchronized way. For example if an instruction that masks the interrupt flag, e.g., CLI, is executed soon after an uncacheable write to the Task Priority Register (TPR) that lowers the APIC priority, the interrupt masking operation may take effect before the actual priority has been lowered. This may cause interrupts whose priority is lower than the initial TPR, but higher than the final TPR, to not be serviced until the interrupt enabled flag is finally set, i.e. by STI instruction. Interrupts will remain pending and are not lost. Implication: In this example the processor may allow interrupts to be accepted but may delay their service. Workaround: This non-synchronization can be avoided by issuing an APIC register read after the APIC register write. This will force the store to the APIC register before any subsequent instructions are executed. No commercial operating system is known to be impacted by this erratum. Status: For the steppings affected, see the Summary Tables of Changes. AZ14. Last Branch Records (LBR) Updates May Be Incorrect after a Task Switch Problem: A Task-State Segment (TSS) task switch may incorrectly set the LBR_FROM value to the LBR_TO value. Implication: The LBR_FROM will have the incorrect address of the Branch Instruction. Workaround: None identified. Status: For the steppings affected, see the Summary Tables of Changes. 26 Specification Update

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
Errata
26
Specification Update
AZ13.
A Write to an APIC Register Sometimes May Appear to Have Not
Occurred
Problem:
With respect to the retirement of instructions, stores to the uncacheable memory-based
APIC register space are handled in a non-synchronized way. For example if an instruction
that masks the interrupt flag, e.g., CLI, is executed soon after an uncacheable write to
the Task Priority Register (TPR) that lowers the APIC priority, the interrupt masking
operation may take effect before the actual priority has been lowered. This may cause
interrupts whose priority is lower than the initial TPR, but higher than the final TPR, to
not be serviced until the interrupt enabled flag is finally set, i.e. by STI instruction.
Interrupts will remain pending and are not lost.
Implication:
In this example the processor may allow interrupts to be accepted but may delay their
service.
Workaround:
This non-synchronization can be avoided by issuing an APIC register read after the APIC
register write. This will force the store to the APIC register before any subsequent
instructions are executed. No commercial operating system is known to be impacted by
this erratum.
Status:
For the steppings affected, see the Summary Tables of Changes.
AZ14.
Last Branch Records (LBR) Updates May Be Incorrect after a Task
Switch
Problem:
A Task-State Segment (TSS) task switch may incorrectly set the LBR_FROM value to the
LBR_TO value.
Implication:
The LBR_FROM will have the incorrect address of the Branch Instruction.
Workaround:
None identified.
Status:
For the steppings affected, see the Summary Tables of Changes.