Hitachi IC25N080ATMR04-0 Specifications - Page 56
Multi word DMA timings
UPC - 000000114196
View all Hitachi IC25N080ATMR04-0 manuals
Add to My Manuals
Save this manual to your list of manuals |
Page 56 highlights
7.8 Multi word DMA timings The Multi word DMA timings meet Mode 2 of the ATA/ATAPI-6 description. DMARQ tLR/tLW DMACKDIOR-/DIOWREAD DD(15:0) WRITE DD(15:0) t0 tI tD tKR/tKW tE tG tF tG tH tJ tZ Table 27: Multiword DMA cycle timings t0 tD tE tF tG tH tI tJ tKR/tKW tLR/tLW tZ PARAMETER DESCRIPTION Cycle time DIOR-/DIOW- asserted pulse width DIOR- data access DIOR- data hold DIOR-/DIOW- data setup DIOW- data hold DMACK- to DIOR-/DIOW- setup DIOR-/DIOW- to DMACK- hold DIOR- negated pulse width / DIOW- negated pulse width DIOR- to DMARQ delay / DIOW- to DMARQ delay DMACK- to read data released MIN (ns) 120 70 - 5 20 10 0 5 25 - - MAX (ns) - - 50 35 25 Travelstar 80GN Hard Disk Drive Specification 46
Travelstar 80GN Hard Disk Drive Specification
46
7.8
Multi word DMA timings
The Multi word DMA timings meet Mode 2 of the ATA/ATAPI-6 description.
Table 27: Multiword DMA cycle timings
PARAMETER DESCRIPTION
MIN (ns)
MAX (ns)
t0
Cycle time
120
–
tD
DIOR-/DIOW- asserted pulse width
70
–
tE
DIOR- data access
–
50
tF
DIOR- data hold
5
–
tG
DIOR-/DIOW- data setup
20
–
tH
DIOW- data hold
10
–
tI
DMACK- to DIOR-/DIOW- setup
0
–
tJ
DIOR-/DIOW- to DMACK- hold
5
–
tKR/tKW
DIOR- negated pulse width / DIOW- negated pulse width
25
–
tLR/tLW
DIOR- to DMARQ delay / DIOW- to DMARQ delay
–
35
tZ
DMACK- to read data released
–
25
WRITE DD(15:0)
READ DD(15:0)
DMACK-
DMARQ
DIOR-/DIOW-
t0
tLR/tLW
tJ
tI
tD
tKR/tKW
tF
tG
tH
tG
tZ
tE