Hitachi IC25N080ATMR04-0 Specifications - Page 183
Command data structure, 38.4.6, Error data structure
UPC - 000000114196
View all Hitachi IC25N080ATMR04-0 manuals
Add to My Manuals
Save this manual to your list of manuals |
Page 183 highlights
13.38.4.5 Command data structure Data format of each command data structure is shown below. Table 118: Command data structure Description Device Control register Features register Sector count register LBA Low register LBA Mid register LBA High register Device register Command register Time stamp (milliseconds from Power On) Byte 1 1 1 1 1 1 1 1 4 12 Offset 00h 01h 02h 03h 04h 05h 06h 07h 08h 13.38.4.6 Error data structure Data format of error data structure is shown below. Table 119: Error data structure Description Byte Reserved 1 Error register 1 Sector count register 1 LBA Low register 1 LBA Mid register 1 LBA High register 1 Device register 1 Status register 1 Extended error data (vendor spe- cific) 19 State 1 Life time stamp (hours) 2 30 Offset 00h 01h 02h 03h 04h 05h 06h 07h 08h 1Bh 1Ch State field contains a value indicating the device state when command was issued to the device. Value x0h x1h x2h x3h x4h x5h-xAh xBh-xFh State Unknown Sleep Standby Active/Idle S.M.A.R.T. Off-line or Self-test Reserved Vendor specific Note: The value of x is vendor specific Travelstar 80GN Hard Disk Drive Specification 173