Hitachi IC25N080ATMR04-0 Specifications - Page 50
Signal definitions
![]() |
UPC - 000000114196
View all Hitachi IC25N080ATMR04-0 manuals
Add to My Manuals
Save this manual to your list of manuals |
Page 50 highlights
7.3 Signal definitions The pin assignments of interface signals are listed as follows:Signal definitions Table 24: Signal definitions PIN SIGNAL I/O Type 01 RESET- I TTL 03 DD07 I/O 3-state 05 DD06 I/O 3-state 07 DD05 I/O 3-state 09 DD04 I/O 3-state 11 DD03 I/O 3-state 13 DD02 I/O 3-state 15 DD01 I/O 3-state 17 DD00 I/O 3-state 19 GND 21 DMARQ O 3-state 23 DIOW-(*) I TTL 25 DIOR-(*) I TTL 27 IORDY(*) O 3-state 29 DMACK- I TTL 31 INTRQ O 3-state 33 DA01 I TTL 35 DA00 I TTL 37 CS0- I TTL 39 DASP- I/O OD 41 + 5V logic power 43 GND PIN SIGNAL 02 GND 04 DD08 06 DD09 08 DD10 10 DD11 12 DD12 14 DD13 16 DD14 18 DD15 (20) Key 22 GND 24 GND 26 GND 28 CSEL 30 GND 32 (reserved) 34 PDIAG- 36 DA02 38 CS1- 40 GND 42 + 5V motor 44 (reserved) I/O I/O I/O I/O I/O I/O I/O I/O I/O I I/O I I power Type 3-state 3-state 3-state 3-state 3-state 3-state 3-state 3-state TTL OD TTL TTL O I I/O OD power reserved designates an output from the drive designates an input to the drive designates an input/output common designates an Open-Drain output designates a power supply to the drive designates reserved pins which must be left unconnected The signal lines marked with (*) are redefined during the Ultra DMA protocol to provide special functions. These lines change from the conventional to special definitions at the moment the host decides to allow a DMA burst, if the Ultra DMA transfer mode was previously chosen via SetFeatures. The drive becomes aware of this change upon assertion of the DMACK line. These lines revert back to their original definitions upon the deassertion of DMACK- at the termination of the DMA burst. Travelstar 80GN Hard Disk Drive Specification 40
![](/manual_guide/products/hitachi-ic25n040atmr040-specifications-e944aed/50.png)