Asus A7M266 A7M266 User Manual - Page 64

ASUS A7M266 User's Manual, SDRAM Configuration, SDRAM Con, figuration

Get Asus A7M266 PDF manuals and user guides View all Asus A7M266 manuals
Add to My Manuals
Save this manual to your list of manuals

Page 64 highlights

4. BIOS SETUP AGP Drive Strength P Ctrl [C] (When AGP 4X Drive Strength set to [Manual]) Configuration options: [0] [1] [2]...[F] AGP Drive Strenght N Ctrl [5] (When AGP 4X Drive Strength set to [Manual]) Configuration options: [0] [1] [2]...[F] AGP Data Strobe P Ctrl [F] (When AGP 4X Drive Strength set to [Manual]) Configuration options: [0] [1] [2]...[F] AGP Data Strobe N Ctrl [F] (When AGP 4X Drive Strength set to [Manual]) Configuration options: [0] [1] [2]...[F] SDRAM Configuration [By SPD] This sets the optimal timings for SDRAM related fields, depending on the memory modules that you are using. Default setting is [By SPD], which configures the subsequent 3 items by reading the contents in the SPD (Serial Presence Detect) device. The EEPROM on the memory module stores critical parameter information about the module, such as memory type, size, speed, voltage interface, and module banks. Configuration options: [By SPD][User Define] SDRAM CAS Latency This controls the latency between the SDRAM read command and the time that the data actually becomes available. NOTE: This field will only be adjustable when SDRAM Configuration is set to [User Define]. SDRAM RAS Precharge Time This controls the idle clocks after issuing a precharge command to the SDRAM. NOTE: This field will only be adjustable when SDRAM Configuration is set to [User Define]. SDRAM RAS to CAS Delay This controls the latency between the SDRAM active command and the read/write command. NOTE: This field will only be adjustable when SDRAM Configuration is set to [User Define]. Delayed Transaction [Disabled] Leave on default setting. [Enabled] frees the PCI Bus when the CPU is accessing 8-bit ISA devices that normally consume about 50-60 PCI Clocks without PCI delayed transaction. Select [Disabled] for ISA devices that are not PCI 2.1 compliant. Configuration options: [Disabled] [Enabled] PCI to DRAM Prefetch [Enabled] Configuration options: [Disabled] [Enabled] 4. BIOS SETUP Chip Configuration 64 ASUS A7M266 User's Manual

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
ASUS A7M266 User’s Manual
64
4. BIOS SETUP
4. BIOS SETUP
Chip Configuration
AGP Drive Strength P Ctrl [C]
(When
AGP 4X Drive Strength
set to [Manual])
Configuration options: [0] [1] [2]...[F]
AGP Drive Strenght N Ctrl [5]
(When
AGP 4X Drive Strength
set to [Manual])
Configuration options: [0] [1] [2]...[F]
AGP Data Strobe P Ctrl [F]
(When
AGP 4X Drive Strength
set to [Manual])
Configuration options: [0] [1] [2]...[F]
AGP Data Strobe N Ctrl [F]
(When
AGP 4X Drive Strength
set to [Manual])
Configuration options: [0] [1] [2]...[F]
SDRAM Configuration [By SPD]
This sets the optimal timings for SDRAM related fields, depending on the
memory modules that you are using. Default setting is [By SPD], which
configures the subsequent 3 items by reading the contents in the SPD (Se-
rial Presence Detect) device. The EEPROM on the memory module stores
critical parameter information about the module, such as memory type, size,
speed, voltage interface, and module banks. Configuration options: [By
SPD][User Define]
SDRAM CAS Latency
This controls the latency between the SDRAM read command and the time
that the data actually becomes available.
NOTE:
This field will only be ad-
justable when
SDRAM Configuration
is set to [User Define].
SDRAM RAS Precharge Time
This controls the idle clocks after issuing a precharge command to the
SDRAM.
NOTE:
This field will only be adjustable when
SDRAM Con-
figuration
is set to [User Define].
SDRAM RAS to CAS Delay
This controls the latency between the SDRAM active command and the
read/write command.
NOTE:
This field will only be adjustable when
SDRAM Configuration
is set to [User Define].
Delayed Transaction [Disabled]
Leave on default setting. [Enabled] frees the PCI Bus when the CPU is
accessing 8-bit ISA devices that normally consume about 50-60 PCI Clocks
without PCI delayed transaction. Select [Disabled]
for ISA devices that are
not PCI 2.1 compliant. Configuration options: [Disabled] [Enabled]
PCI to DRAM Prefetch [Enabled]
Configuration options: [Disabled] [Enabled]