Fujitsu MPA3035AT Product Manual - Page 136
Read data, DD0-DD15, Write data, DIOR-/DIOW, DMACK, DMARQ, Pulse width of DIOR-/DIOW
 |
View all Fujitsu MPA3035AT manuals
Add to My Manuals
Save this manual to your list of manuals |
Page 136 highlights
5.6.2 Single word DMA data transfer Figure 5.10 show the single word DMA data transfer timing between the device and the host system. DMARQ DMACK- DIOR-/DIOW- t0 tC tI tD tJ Write data DD0-DD15 tG tH Read data DD0-DD15 tE tF Symbol Timing parameter t0 Cycle time tC Delay time from DMACK assertion to DMARQ negation tD Pulse width of DIOR-/DIOW- tE Data setup time for DIOR- tF Data hold time for DIOR- tG Data setup time for DIOW- tH Data hold time for DIOW- tI DMACK setup time for DIOR-/DIOW- tJ DMACK hold time for DIOR-/DIOW- Min. Max. Unit 240 - ns - 80 ns 120 - ns - 60 ns 5- ns 35 - ns 20 - ns 0- ns 0- ns Figure 5.10 Single word DMA data transfer timing C141-E034-02EN 5 - 75
-
1 -
2
-
3
-
4
-
5
-
6
-
7
-
8
-
9
-
10
-
11
-
12
-
13
-
14
-
15
-
16
-
17
-
18
-
19
-
20
-
21
-
22
-
23
-
24
-
25
-
26
-
27
-
28
-
29
-
30
-
31
-
32
-
33
-
34
-
35
-
36
-
37
-
38
-
39
-
40
-
41
-
42
-
43
-
44
-
45
-
46
-
47
-
48
-
49
-
50
-
51
-
52
-
53
-
54
-
55
-
56
-
57
-
58
-
59
-
60
-
61
-
62
-
63
-
64
-
65
-
66
-
67
-
68
-
69
-
70
-
71
-
72
-
73
-
74
-
75
-
76
-
77
-
78
-
79
-
80
-
81
-
82
-
83
-
84
-
85
-
86
-
87
-
88
-
89
-
90
-
91
-
92
-
93
-
94
-
95
-
96
-
97
-
98
-
99
-
100
-
101
-
102
-
103
-
104
-
105
-
106
-
107
-
108
-
109
-
110
-
111
-
112
-
113
-
114
-
115
-
116
-
117
-
118
-
119
-
120
-
121
-
122
-
123
-
124
-
125
-
126
-
127
-
128
-
129
-
130
-
131 -
132 -
133 -
134 -
135 -
136 -
137 -
138 -
139 -
140 -
141 -
142
-
143
-
144
-
145
-
146
-
147
-
148
-
149
-
150
-
151
-
152
-
153
-
154
-
155
-
156
-
157
-
158
-
159
-
160
-
161
-
162
-
163
-
164
-
165
-
166
-
167
-
168
-
169
-
170
-
171
-
172
-
173
-
174
-
175
-
176
 |
 |
C141-E034-02EN
5 - 75
5.6.2
Single word DMA data transfer
Figure 5.10 show the single word DMA data transfer timing between the device and the host
system.
tF
tE
tH
tG
tJ
tD
tI
tC
t0
Read data
DD0-DD15
Write data
DD0-DD15
DIOR-/DIOW-
DMACK-
DMARQ
Symbol
Timing parameter
Min.
Max.
Unit
t0
Cycle time
240
—
ns
tC
Delay time from DMACK assertion to DMARQ negation
—
80
ns
tD
Pulse width of DIOR-/DIOW-
120
—
ns
tE
Data setup time for DIOR-
—
60
ns
tF
Data hold time for DIOR-
5
—
ns
tG
Data setup time for DIOW-
35
—
ns
tH
Data hold time for DIOW-
20
—
ns
tI
DMACK setup time for DIOR-/DIOW-
0
—
ns
tJ
DMACK hold time for DIOR-/DIOW-
0
—
ns
Figure 5.10
Single word DMA data transfer timing