Asus RS720A-E12-RS12 User Manual - Page 29

Action, Phase, Post Code, Description

Page 29 highlights

Action PSP Boot PHASE POST CODE 0x7D 0x7E 0x7F 0x80 0x81 0x82 0x83 0x84 0x85 0x86 0x87 0x88 0x89 0x8A 0x8B 0x8C 0x8D 0x8E 0x8F 0x90 0x91 0x92 PSP Boot Loader phase (Status Post Codes) 0x93 0x94 0x95 0x96 0x97 0x98 0x99 0x9A 0x9B 0x9C 0x9D 0x9E 0x9F 0xA0 0xA1 0xA2 0xA3 0xA4 0xA5 0xA6 0xA7 0xA8 0xA9 0xAA 0xAB 0xAC 0xAD 0xAE 0xAF 0xB0 0xB1 0xB2 0xB3 0xB4 0xB5 0xB6 0xB7 0xB8 0xB9 0xBA TYPE error error error error error error error error error error error error error error error error error error error error error error error error error error error error error error error error error error error error error error error error error error error error error error error error error error error error error error error error error error error error error error DESCRIPTION Bootloader detects BIOS request boot from SPI-ROM, which is unsupported for PSB. Requested fuse is already blown, reblow will cause ASIC malfunction Error with actual fusing operation (Local Master PSP on P1 socket) Error reading fuse info (Local Master PSP on P1 socket) Platform Vendor ID and/or Model ID binding violation (Local Master PSP on P1 socket) Requested fuse is already blown, reblow will cause ASIC malfunction (Local Master PSP on P1 socket) Error with actual fusing operation SEV FW Rollback attempt is detected SEV download FW command fail to broadcase and clear the IsInSRAM field on slave dies Agesa error injection failure Uncorrectable TWIX error detected Error programming the TWIX PCS registers Error setting TWIX PCS threshold value SW CCP queue is full, cannot add more entries CCP command description syntax error detected from input Return value stating that the command has not yet be scheduled The command is scheduled and being worked on The DXIO PHY SRAM Public key certificate loading or authentication fails fTPM binary size exceeds limit allocated in Private DRAM, need to increase the limit The TWIX link for a particular CCD is not trained Fatal error Security check failed (not all dies are in same security state) FW type mismatch between the requested FW type and the FW type embedded in the FW binary header SVC call input parameter address violation Firmware Compatibility Level mismatch Bad status returned by I2CKnollCheck NACK to general call (no device on Knoll I2C bus) Null pointer passed to I2CKnollCheck Invalid device-ID found during Knoll authentication Error during Knoll/Prom key derivation Null pointer passed to Crypto function Error in checksum from wrapped Knoll/Prom keys Knoll returned an invalid response to a command Bootloader failed in Knoll Send Command function No Knoll device found by verifying MAC The maximum allowable error post code Bootloader successfully entered C Main Master initialized C2P / slave waited for master to init C2P HMAC key successfully derived Master got Boot Mode and sent boot mode to all slaves SpiRom successfully initialized BIOS Directory successfully read from SPI to SRAM Early unlock check Inline Aes key successfully derived Inline-AES key programming is done Inline-AES key wrapper derivation is done Bootloader successfully loaded HW IP configuration values Bootloader successfully programmed MBAT table Bootloader successfully loaded SMU FW Progress code is available User mode test Uapp completed successfully Bootloader loaded Agesa0 from SpiRom AGESA phase has completed RunPostDramTrainingTests() completed successfully SMU FW Successfully loaded to SMU Secure DRAM Sent all required boot time messages to SMU Validated and ran Security Gasket binary UMC Keys generated and programmed Inline AES key wrapper stored in DRAM Completed FW Validation step Completed FW Validation step BIOS copy from SPI to DRAM complete Completed FW Validation step (continued on the next page) ASUS RS720A-E12 Series 1-19

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
  • 123
  • 124
  • 125
  • 126
  • 127
  • 128
  • 129
  • 130
  • 131
  • 132
  • 133
  • 134
  • 135
  • 136
  • 137
  • 138
  • 139
  • 140
  • 141
  • 142
  • 143
  • 144
  • 145
  • 146
  • 147
  • 148
  • 149
  • 150
  • 151
  • 152
  • 153
  • 154
  • 155
  • 156
  • 157
  • 158
  • 159
  • 160
  • 161
  • 162
  • 163
  • 164
  • 165
  • 166
  • 167
  • 168
  • 169
  • 170
  • 171
  • 172
  • 173
  • 174
  • 175
  • 176
  • 177
  • 178
  • 179
  • 180
  • 181
  • 182
  • 183
  • 184
  • 185
  • 186
  • 187
  • 188
  • 189
  • 190
  • 191
  • 192
  • 193
  • 194
  • 195
  • 196
  • 197
  • 198

ASUS RS720A-E12 Series
1-19
Action
PHASE
POST CODE
TYPE
DESCRIPTION
PSP Boot
PSP Boot Loader
phase (Status Post
Codes)
0x7D
error
Bootloader detects BIOS request boot from SPI-ROM, which is unsupported
for PSB.
0x7E
error
Requested fuse is already blown, reblow will cause ASIC malfunction
0x7F
error
Error with actual fusing operation
0x80
error
(Local Master PSP on P1 socket) Error reading fuse info
0x81
error
(Local Master PSP on P1 socket) Platform Vendor ID and/or Model ID binding
violation
0x82
error
(Local Master PSP on P1 socket) Requested fuse is already blown, reblow will
cause ASIC malfunction
0x83
error
(Local Master PSP on P1 socket) Error with actual fusing operation
0x84
error
SEV FW Rollback attempt is detected
0x85
error
SEV download FW command fail to broadcase and clear the IsInSRAM field
on slave dies
0x86
error
Agesa error injection failure
0x87
error
Uncorrectable TWIX error detected
0x88
error
Error programming the TWIX PCS registers
0x89
error
Error setting TWIX PCS threshold value
0x8A
error
SW CCP queue is full, cannot add more entries
0x8B
error
CCP command description syntax error detected from input
0x8C
error
Return value stating that the command has not yet be scheduled
0x8D
error
The command is scheduled and being worked on
0x8E
error
The DXIO PHY SRAM Public key certificate loading or authentication fails
0x8F
error
fTPM binary size exceeds limit allocated in Private DRAM, need to increase
the limit
0x90
error
The TWIX link for a particular CCD is not trained Fatal error
0x91
error
Security check failed (not all dies are in same security state)
0x92
error
FW type mismatch between the requested FW type and the FW type embedded
in the FW binary header
0x93
error
SVC call input parameter address violation
0x94
error
Firmware Compatibility Level mismatch
0x95
error
Bad status returned by I2CKnollCheck
0x96
error
NACK to general call (no device on Knoll I2C bus)
0x97
error
Null pointer passed to I2CKnollCheck
0x98
error
Invalid device-ID found during Knoll authentication
0x99
error
Error during Knoll/Prom key derivation
0x9A
error
Null pointer passed to Crypto function
0x9B
error
Error in checksum from wrapped Knoll/Prom keys
0x9C
error
Knoll returned an invalid response to a command
0x9D
error
Bootloader failed in Knoll Send Command function
0x9E
error
No Knoll device found by verifying MAC
0x9F
error
The maximum allowable error post code
0xA0
error
Bootloader successfully entered C Main
0xA1
error
Master initialized C2P / slave waited for master to init C2P
0xA2
error
HMAC key successfully derived
0xA3
error
Master got Boot Mode and sent boot mode to all slaves
0xA4
error
SpiRom successfully initialized
0xA5
error
BIOS Directory successfully read from SPI to SRAM
0xA6
error
Early unlock check
0xA7
error
Inline Aes key successfully derived
0xA8
error
Inline-AES key programming is done
0xA9
error
Inline-AES key wrapper derivation is done
0xAA
error
Bootloader successfully loaded HW IP configuration values
0xAB
error
Bootloader successfully programmed MBAT table
0xAC
error
Bootloader successfully loaded SMU FW
0xAD
error
Progress code is available
0xAE
error
User mode test Uapp completed successfully
0xAF
error
Bootloader loaded Agesa0 from SpiRom
0xB0
error
AGESA phase has completed
0xB1
error
RunPostDramTrainingTests() completed successfully
0xB2
error
SMU FW Successfully loaded to SMU Secure DRAM
0xB3
error
Sent all required boot time messages to SMU
0xB4
error
Validated and ran Security Gasket binary
0xB5
error
UMC Keys generated and programmed
0xB6
error
Inline AES key wrapper stored in DRAM
0xB7
error
Completed FW Validation step
0xB8
error
Completed FW Validation step
0xB9
error
BIOS copy from SPI to DRAM complete
0xBA
error
Completed FW Validation step
(continued on the next page)