Asus RS720A-E11-RS12 User Manual - Page 169

UMC Common Option, DDR4 Common Options

Page 169 highlights

5.11.3 UMC Common Option DDR4 Common Options DRAM Timing Configuration This item allows you to enable DRAM timing configuration. Damage caused by use of your AMD processor outside of specification or in excess of factory settings are not covered by your system manufacturers warranty. The following items appear only when [Accept] is selected for DRAM Timing Configuration. Overclock [Auto] Configuration options: [Auto] [Enabled] The following items appear only when Overclock is set to [Enabled]. Memory Clock Speed [Auto] Specifies the memory clock frequency. Configuration options: [Auto] [667MHz] [800MHz] [933MHz] [1067MHz] [1200MHz] [1333MHz] [1467MHz] [1600MHz] Tcl [Auto] Specifies the CAS latency. Configuration options: [Auto] [8 Clk] [9 Clk] [0Ah Clk] [0Bh Clk] [0Ch Clk] [0Dh Clk] [0Eh Clk] [0Fh Clk] [10h Clk] [11h Clk] [12h Clk] [13h Clk] [14h Clk] [15h Clk] [16h Clk] [17h Clk] [18h Clk] [19h Clk] [1Ah Clk] [1Bh Clk] [1Ch Clk] [1Dh Clk] [1Eh Clk] [1Fh Clk] [20h Clk] [21h Clk] Trcdrd [Auto] Specifies the RAS# Active to CAS# Read Delay Time. Configuration options: [Auto] [8 Clk] [9 Clk] [0Ah Clk] [0Bh Clk] [0Ch Clk] [0Dh Clk] [0Eh Clk] [0Fh Clk] [10h Clk] [11h Clk] [12h Clk] [13h Clk] [14h Clk] [15h Clk] [16h Clk] [17h Clk] [18h Clk] [19h Clk] [1Ah Clk] [1Bh Clk] Trcdwr [Auto] Specifies the RAS# Active to CAS# Write Delay Time. Configuration options: [Auto] [8 Clk] [9 Clk] [0Ah Clk] [0Bh Clk] [0Ch Clk] [0Dh Clk] [0Eh Clk] [0Fh Clk] [10h Clk] [11h Clk] [12h Clk] [13h Clk] [14h Clk] [15h Clk] [16h Clk] [17h Clk] [18h Clk] [19h Clk] [1Ah Clk] [1Bh Clk] ASUS RS720A-E11-RS12 5-41

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
  • 123
  • 124
  • 125
  • 126
  • 127
  • 128
  • 129
  • 130
  • 131
  • 132
  • 133
  • 134
  • 135
  • 136
  • 137
  • 138
  • 139
  • 140
  • 141
  • 142
  • 143
  • 144
  • 145
  • 146
  • 147
  • 148
  • 149
  • 150
  • 151
  • 152
  • 153
  • 154
  • 155
  • 156
  • 157
  • 158
  • 159
  • 160
  • 161
  • 162
  • 163
  • 164
  • 165
  • 166
  • 167
  • 168
  • 169
  • 170
  • 171
  • 172
  • 173
  • 174
  • 175
  • 176
  • 177
  • 178
  • 179
  • 180
  • 181
  • 182
  • 183
  • 184
  • 185
  • 186
  • 187
  • 188
  • 189
  • 190
  • 191
  • 192
  • 193
  • 194
  • 195
  • 196

5-41
ASUS RS720A-E11-RS12
5.11.3
UMC Common Option
DDR4 Common Options
DRAM Timing Configuration
This item allows you to enable DRAM timing configuration.
Damage caused by use of your AMD processor outside of specification or in excess of
factory settings are not covered by your system manufacturers warranty.
The following items appear only when
[Accept]
is selected for
DRAM Timing
Configuration
.
Overclock [Auto]
Configuration options: [Auto] [Enabled]
The following items appear only when
Overclock
is set to
[Enabled]
.
Memory Clock Speed [Auto]
Specifies the memory clock frequency.
Configuration options: [Auto] [667MHz] [800MHz] [933MHz] [1067MHz]
[1200MHz] [1333MHz] [1467MHz] [1600MHz]
Tcl [Auto]
Specifies the CAS latency.
Configuration options: [Auto] [8 Clk] [9 Clk] [0Ah Clk] [0Bh Clk] [0Ch Clk]
[0Dh Clk] [0Eh Clk] [0Fh Clk] [10h Clk] [11h Clk] [12h Clk] [13h Clk] [14h
Clk] [15h Clk] [16h Clk] [17h Clk] [18h Clk] [19h Clk] [1Ah Clk] [1Bh Clk]
[1Ch Clk] [1Dh Clk] [1Eh Clk] [1Fh Clk] [20h Clk] [21h Clk]
Trcdrd [Auto]
Specifies the RAS# Active to CAS# Read Delay Time.
Configuration options: [Auto] [8 Clk] [9 Clk] [0Ah Clk] [0Bh Clk] [0Ch Clk]
[0Dh Clk] [0Eh Clk] [0Fh Clk] [10h Clk] [11h Clk] [12h Clk] [13h Clk] [14h
Clk] [15h Clk] [16h Clk] [17h Clk] [18h Clk] [19h Clk] [1Ah Clk] [1Bh Clk]
Trcdwr [Auto]
Specifies the RAS# Active to CAS# Write Delay Time.
Configuration options: [Auto] [8 Clk] [9 Clk] [0Ah Clk] [0Bh Clk] [0Ch Clk]
[0Dh Clk] [0Eh Clk] [0Fh Clk] [10h Clk] [11h Clk] [12h Clk] [13h Clk] [14h
Clk] [15h Clk] [16h Clk] [17h Clk] [18h Clk] [19h Clk] [1Ah Clk] [1Bh Clk]