Intel BOXD915GMHL Product Specification - Page 28
PCI Express Connectors
View all Intel BOXD915GMHL manuals
Add to My Manuals
Save this manual to your list of manuals |
Page 28 highlights
Intel Desktop Board D915GMH Technical Product Specification 1.7.3.4 RAID Boot Configuration Overview A RAID array can be created by using the existing Serial ATA ports, correctly configuring the BIOS, and installing drivers. The following steps are required to successfully establish a RAID configuration. 1. Enable RAID Support in BIOS. 2. Create a RAID array using the Intel Application Accelerator (IAA) utility. 3. Install the IAA RAID driver. 4. Format the RAID array. 5. Install the IAA Companion Utility (this step is optional). For information about Serial ATA RAID configuration Refer to http://developer.intel.com/design/motherbd/mh/index.htm 1.7.4 Real-Time Clock, CMOS SRAM, and Battery A coin-cell battery (CR2032) powers the real-time clock and CMOS memory. When the computer is not plugged into a wall socket, the battery has an estimated life of three years. When the computer is plugged in, the standby current from the power supply extends the life of the battery. The clock is accurate to ± 13 minutes/year at 25 ºC with 3.3 VSB applied. ✏ NOTE If the battery and AC power fail, custom defaults, if previously saved, will be loaded into CMOS RAM at power-on. 1.8 PCI Express Connectors The board provides the following PCI Express connectors: • One PCI Express x16 connector supporting simultaneous transfer speeds up to 8 GBytes/sec • One PCI Express x1 connector. The x1 interface supports simultaneous transfer speeds up to 500 MBytes/sec The PCI Express interface supports the PCI Conventional bus configuration mechanism so that the underlying PCI Express architecture is compatible with PCI Conventional compliant operating systems. Additional features of the PCI Express interface includes the following: • Support for the PCI Express enhanced configuration mechanism • Automatic discovery, link training, and initialization • Support for Active State Power Management (ASPM) • SMBus 2.0 support • Wake# signal supporting wake events from ACPI S1, S3, S4, or S5 • Software compatible with the PCI Power Management Event (PME) mechanism defined in the PCI Power Management Specification Rev. 1.1 28