D-Link DES-3550 Product Manual - Page 135
CPU Interface Filtering Rule Configuration, CPU Interface Filtering Rule Display for IP
UPC - 790069266317
View all D-Link DES-3550 manuals
Add to My Manuals
Save this manual to your list of manuals |
Page 135 highlights
xStack® DES-3500 Series Layer 2 Stackable Fast Ethernet Managed Switch User Manual Configure the following CPU Interface Filtering Rule Configuration settings for IP: Parameter Description Profile ID Mode Access ID Type VLAN Name Source IP Destination IP Dscp (0-63) Protocol This is the identifier number for this profile set. Select Permit to specify that the packets that match the access profile are forwarded by the Switch, according to any additional rule added (see below). Select Deny to specify that packets that match the access profile are not forwarded by the Switch and will be filtered. Type in a unique identifier number for this access. This value can be set from 1 -65535. Selected profile based on Ethernet (MAC Address), IP address or Packet Content. • Ethernet instructs the Switch to examine the layer 2 part of each packet header. • IP instructs the Switch to examine the IP address in each frame's header. • Packet Content Mask instructs the Switch to examine the packet header. Allows the entry of a name for a previously configured VLAN. Source IP Address - Enter an IP Address mask for the source IP address. Destination IP Address- Enter an IP Address mask for the destination IP address. This field allows the user to enter a DSCP value in the space provided, which will instruct the Switch to examine the DiffServ Code part of each packet header and use this as the, or part of the criterion for forwarding. The user may choose a value between 0 and 63. This field allows the user to modify the protocol used to configure the CPU Interface Filtering Rule Table; depending on which protocol the user has chosen in the CPU Interface Filtering Profile Table. To view the settings of a previously configured rule, click screen: in the CPU Interface Filtering Rule Table to view the following Figure 6- 96. CPU Interface Filtering Rule Display for IP 120